Toggle navigation

.md .pdf

repository open issue

Hog Local

• Project configuration file
  • Telling Hog the HDL compiler to be used
  • Main section: project variables
    • PART
    • FAMILY
  • Synthesis and implementation sections (Xilinx only)
  • Simulation section (Xilinx only)
  • Parameters section (Xilinx only)
  • Hog section
  • Running additional scripts
  • XSA Export for Zynq Devices (Xilinx Only)
• List Files
  • Source list files (.src)
    • Intel Platform Designer systems
  • Simulation list files (.sim)
  • Constraint list files (.con)
  • List files are recursive
  • External list files (.ext)
• Hog buttons
  • Adding the buttons to the GUI
  • Button functionalities
    • The check button
    • The list button
    • The configuration button
• Simulation
  • Simulation sets
  • Project simulator
    • Simulation Library
  • Simulation in the CI
  • Simulating without GUI
• Parameters/Generics
• Creating, building and simulating projects
  • Create project
  • Using shell
    • Using Vivado/Quartus Tcl console
  • Building the HDL project
    • Workflow launcher
    • Running the workflow from a shell
  • Running the workflow using Vivado/Quartus GUI
  • Collecting workflow products
  • Run simulation
    • Simulating with shell
    • Simulating with Vivado GUI
• Custom User Tcl scripts in build flow
• Templates
  • hog.conf
  • top.vhd
  • top.v
  • gitlab-ci.yml
  • gitlab-ci_dynamic.yml
  • ci.conf
  • gitignore
  • doxygen.conf
• Hog flavour
  • What is Hog’s flavour?
  • Possible use cases
• Additional Tcl Scripts
  • check_syntax.tcl
  • check_list_files.tcl
  • add_hog_custom_button.tcl
  • compile_modelsimlib.tcl (VIVADO ONLY)
  • compile_questalib.tcl (VIVADO ONLY)
  • compile_riviera.tcl (VIVADO ONLY)
  • get_ips.tcl (VIVADO ONLY)
  • make_doxygen.tcl
  • check_yaml_ref.tcl
  • copy_xml.tcl
  • project_sha.tcl
  • generate_yaml.tcl
  • reformat.tcl
• Hog and IPbus
  • Embedding of version and SHA in the XML files
  • xml.lst
    • IPbus xml files
  • Check address maps against xml file
  • Generation of VHDL address maps
• List of supported tools
• Hog git hooks
  • Merge Request description keywords
  • Commit keywords
• Hog and Sigasi
• Intellectual Properties (IP)
  • Keep the IP locked (Vivado only)
    • IP initialisation files (.coe, .mif)
  • Creating the IPs/BDs with a Tcl script (Hog > 2022.1, VIVADO ONLY)
• User IPs

previous

Hog general overview

next

Project configuration file